Noise margin

<p>In <a href="/facts/Electrical_engineering/YYXW1KLW">electrical engineering</a>, Noise margin  is the maximum voltage amplitude of extraneous <a href="/facts/Signal_(electrical_engineering)/41YqUJ8c">signal</a> that can be algebraically added to the noise-free worst-case input level without causing the output voltage to deviate from the allowable logic voltage level. It is commonly used in at least two contexts as follows:
</p>
<ul><li>In <a href="/facts/Telecommunications_engineering/xq79k0PW">telecommunications engineering</a>, noise margin is the ratio by which the signal exceeds the minimum acceptable amount.  It is normally measured in <a href="/facts/Decibel/0LyxAPXh">decibels</a>.</li>
<li>In a <a href="/facts/Digital_circuit/vWgfC29C">digital circuit</a>, the noise margin is the amount by which the signal exceeds the threshold for a proper '0' (logic low) or '1' (logic high).  For example, a <a href="/facts/Digital_circuit/vWgfC29C">digital circuit</a> might be designed to swing between 0.0 and 1.2 <a href="/facts/Volt/KF18MXP2">volts</a>, with anything below 0.2 volts considered a '0', and anything above 1.0 volts considered a '1'.  Then the noise margin for a '0' would be the amount that a signal is below 0.2 volts, and the noise margin for a '1' would be the amount by which a signal exceeds 1.0 volt.  In this case noise margins are measured as an absolute voltage, not a ratio. Noise margins for <a href="/facts/CMOS/NJIWYgBl">CMOS</a> chips are usually much greater than those for TTL because the VOH min is closer to the power supply voltage and VOL max is closer to zero.
<ul><li>Real digital inverters do not instantaneously switch from a logic high (1) to a logic low (0), there is some capacitance. While an inverter is transitioning from a logic high to low, there is an undefined region where the voltage cannot be considered high or low. This is considered a noise margin. There are two noise margins to consider: Noise margin high (NMH) and noise margin low (NML). NMH is the amount of voltage between an inverter transitioning from a logic high (1) to a logic low (0) and vice versa for NML. The equations are as follows: NMH ≡ VOH - VIH  and NML ≡ VIL - VOL.  Typically, in a CMOS inverter VOH will equal VDD and  VOL will equal the ground potential, as mentioned above.
<ul><li>VIH is defined as the highest input voltage at which the slope of the <a href="/facts/Transfer_function/slDsh1lH">voltage transfer characteristic</a> (VTC) is equal to -1, where the VTC is the plot of all valid output voltages vs. input voltages. Similarly, VIL is defined as the lowest input voltage where slope of the VTC is equal to -1.</li></ul></li></ul></li></ul>
<p>In practice, noise margins are the amount of noise, that a logic circuit can withstand.
Noise margins are generally defined so that positive values ensure proper operation, and negative margins result in compromised operation, or outright failure.
</p>

Noise margin open-in-new

Noise margin